

COMPLEMENTARY METAL OXIDE SEMICONDUCTOR
ELECTROCARDIOGRAM AMPLIFIER FOR LOW POWER WEARABLE
CARDIAC SCREENING

OW TZE WENG

UNIVERSITI TEKNOLOGI MALAYSIA

COMPLEMENTARY METAL OXIDE SEMICONDUCTOR
ELECTROCARDIOGRAM AMPLIFIER FOR LOW POWER WEARABLE
CARDIAC SCREENING

OW TZE WENG

A project report submitted in partial fulfilment of the
requirements for the award of the degree of
Master of Engineering (Computer and Microelectronic Systems)

Faculty of Electrical Engineering
Universiti Teknologi Malaysia

JUNE 2016

To my family members and my fiance

ACKNOWLEDGEMENT

First and foremost, I would like to thank to my God who has given me a full blessing and spiritual support whenever I feel difficulty situation in my project progress.

Next, I would like to express my gratitude to my project supervisor Dr. Yusmeeraz binti Yusof for being so helpful and accommodating to free up her busy schedule and time to meet me at the Penang Intel Campus by a flight of 600 kilometers away over my whole part time master study from UTM. I would also like to thank her for sharing her guidance, experience and knowledge from her research projects to me in completing this project research. Without her supervision and guidance, I would not be able to complete my project research study.

Besides, I would also like to thank my course mates and my colleagues from Intel Penang Campus who are taking the same part time master program with me. Their technical and spiritual support are very important in every aspect of success in my project research.

Lastly, I would also like to express my sincere appreciation to my fiance Miss Ooi Shok Hong and my family members who always give strong spiritual support and help in my daily life to ease my physical and spiritual tiredness.

ABSTRACT

Cardiovascular disease is the number one killer disease in Malaysia. Although sudden cardiac arrest is the main cause of death, the Malaysian awareness of towards cardiovascular disease is still low. The trend of health care screening devices in the world is increasingly towards the favor of portability and wearability, especially in the most common electrocardiogram (ECG) monitoring system. This is because these wearable screening devices are not restricting the patient's freedom and daily activities. While the demand of low power and low cost biomedical system on chip (SoC) is increasing in exponential way, the front end ECG amplifiers are still suffering from flicker noise for low frequency cardiac signal acquisition, 50 Hz power line electromagnetic interference, and the large unstable input offsets due to the electrode-skin interface is not attached properly. In this project, a high performance ECG amplifier that suitable for low power wearable cardiac screening is proposed. The amplifier adopts the highly stable folded cascode topology and later being implemented into RC feedback circuit for low frequency DC offset cancellation. By using 0.13 μm CMOS technology from Silterra, the simulation results show that this front end circuit can achieve a very low input referred noise of $1 \text{ pV}/\sqrt{\text{Hz}}$ and high common mode rejection ratio (CMRR) of 174.05 dB. It also gives voltage gain of 75.45 dB with good power supply rejection ratio (PSSR) of 92.12 dB. The total power consumption is only 3 μW and thus suitable to be implemented with further signal processing and classification back end for low power biomedical SoC.

ABSTRAK

Penyakit kardiovaskular merupakan pembunuh pertama di Malaysia. Meskipun serangan jantung secara tiba-tiba adalah merupakan penyebab utama kematian, namun tahap kesedaran penduduk Malaysia terhadap penyakit kardiovaskular ini masih rendah. Arah aliran terkini peranti pemeriksaan kesihatan dengan tumpuan kepada kebolehan mudah alih dan sedia pakai adalah semakin meningkat di seluruh dunia, terutamanya sistem monitor elektrokardiogram (EKG) yang selalu digunakan. Hal ini kerana peranti pemeriksaan sedia pakai tidak menyekat kebebasan pesakit dan aktiviti seharian. Walaupun permintaan untuk sistem pada cip (SoC) bioperubatan yang rendah kuasa dan murah semakin meningkat secara eksponen, bahagian hadapan penguat EKG masih mengalami masalah gangguan kerlipan pada frekuensi rendah semasa perolehan data isyarat jantung, gangguan elektromagnet daripada 50 Hz talian kuasa, dan ketidakstabilan masukan offset yang besar disebabkan oleh penyambungan antara muka elektrod dan kulit yang tidak sempurna. Di dalam projek ini, penguat EKG berprestasi tinggi yang sesuai untuk peranti pemeriksaan jantung sedia pakai berkuasa rendah telah dicadangkan. Penguat ini mengadaptasi topologi kaskod terlipat yang mempunyai daya stabil yang tinggi dan kemudian telah digunapakai dalam litar suapbalik RC untuk membatalkan offset DC pada frekuensi rendah. Dengan menggunakan teknologi CMOS 0.13 μm daripada Silterra, keputusan simulasi menunjukkan bahawa bahagian hadapan litar ini berupaya mencapai tahap gangguan isyarat masukan yang rendah iaitu $1 \text{ pV}/\sqrt{\text{Hz}}$ dan nisbah penolakan mod sepunya (CMRR) yang tinggi iaitu 174.05 dB. Ia juga menghasilkan gandaan voltan sebanyak 75.45 dB dengan nisbah penolakan bekalan kuasa (PSRR) yang baik iaitu 92.12 dB. Jumlah lesapan kuasa adalah cuma sebanyak 3 μW yang menjadikan ia sesuai digunakan bersama bahagian belakang yang memproses dan mengklasifikasi isyarat lanjutan untuk peranti SoC bioperubatan berkuasa rendah.

TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	ABSTRAK	vi
	TABLE OF CONTENTS	vii
	LIST OF TABLES	x
	LIST OF FIGURES	xi
	LIST OF ABBREVIATIONS	xiii
1	INTRODUCTION	1
	1.1 Introduction	1
	1.2 Problem Statement	2
	1.3 Objective and Scope	2
	1.4 Scope	3
	1.5 Organization	3
2	LITERATURE REVIEW	5
	2.1 Cardiac Signal	5
	2.2 Electrocardiogram	6
	2.3 Cascade Amplifier	8
	2.4 Differential Amplifier	8
	2.5 Bio-Signal Amplifier	9
	2.5.1 Two-Stage Cascade Operational Amplifier	9
	2.5.2 Telescopic Cascode Operational Amplifier	10
	2.5.3 Folded Cascode Operational Amplifier	11
	2.5.4 Instrumentation Amplifier	12

2.6	Noise Present in Cardiac Signal	13
2.7	CMRR and PSRR	14
2.8	Input Referred Noise	15
2.9	Low Supply Voltage Current Mirror Design	16
2.10	Low Noise Amplifier Design Technique	19
	2.10.1 PMOS as Input Device and Larger Transistor Aspect Ratio	19
	2.10.2 Subthreshold Biasing	20
2.11	Related Works	21
	2.11.1 A Low Power Low Noise CMOS Amplifier for Portable ECG Monitoring Application	21
	2.11.2 Design of CMOS Two-stage Operational Amplifier for ECG Monitoring System Using 90 nm Technology	22
	2.11.3 Design of Low Power Low Noise Amplifier for Portable Electrocardiogram Recording System Applications	23
	2.11.4 Design of CMOS Instrumentation Amplifier for ECG Monitoring System Using 0.18 μm Technology	24
	2.11.5 Performance Comparison Summary for Related Works	25
3	RESEARCH METHODOLOGY	26
3.1	Project Workflow	26
3.2	Gantt Chart	29
3.3	Design Tools	30
3.4	CMOS Process Technology	30
3.5	Chosen Topology	31
3.6	Specifying Amplifier Design Performance Parameters	31
3.7	Determine Design Parameters	32
4	RESULTS AND DISCUSSION	34
4.1	Designed Circuit	34
4.2	Simulated Transient Output Waveform	35
4.3	AC Response of the Amplifier	36

4.4	Common Mode Rejection Ratio	39
4.5	Power Supply Rejection Ratio	41
4.6	Input Referred Noise	42
4.7	RC Feedback Circuit	43
4.8	Circuit Result Comparison	45
5	CONCLUSION	46
5.1	Conclusion	46
5.2	Future Works	47
	REFERENCES	49
	Appendix A	53

LIST OF TABLES

TABLE NO.	TITLE	PAGE
2.1	Related Works Performance Comparison	25
3.1	EDA Tools Used in This Project	30
3.2	Circuit Design Performance Specification and ECG characteristics	32
3.3	Initial Design Parameters	33
4.1	Transistor's Sizing Aspect Ratio	35
4.2	RC Parameters	44
4.3	Design Performance Comparison	45

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
1.1	Project Scope	3
2.1	Heart Activities Simulated by Cardiac Signal	6
2.2	Amplitude and Frequency Characteristics of Biopotential Signals	6
2.3	Normal ECG Signal Complexes and Peaks	7
2.4	Multistage Cascade Amplifier	8
2.5	Simple Differential Amplifier	9
2.6	Two Stage Cascade Operational Amplifier	10
2.7	Cascode Operational Amplifier	11
2.8	Folded Cascode Operational Amplifier	12
2.9	Differential Amplifier using Op-amp configuration	12
2.10	Intrumentation Amplifier	13
2.11	Block Diagram of Single Ended Differential Amplifier	14
2.12	Input Referred Noise Modelling	16
2.13	Biasing Current Generated by Resistor divider	17
2.14	Current Source Designed Using Current Mirror Design	17
2.15	Cascode Current Mirror	18
2.16	Modified Current Mirror	19
2.17	Presented Chopper Stabilized Folded Cascode Intrumentation Amplifier [1]	22
2.18	Design of Two Stage Amplifier [2]	23
2.19	Presented Chopper Amplifier and Overall Design with Low Pass Filter [3]	24
2.20	Three Op-Amp ECG Intrumentation Amplifier Design [4]	25
3.1	Project Flow Graph	27
3.2	Project Flow Description	28
3.3	Gantt Chart	29
3.4	Referenced Folded Op-Amp Design Topology	31
3.5	Design Topology	32
4.1	Designed Circuit	34

4.2	Encapsulated Transistors Circuit	35
4.3	Simulated Output Waveform	36
4.4	Transient Response of Different Frequencies	37
4.5	Transient Response of Different Amplitudes	38
4.6	AC Response of Amplifier	39
4.7	Middlebrook's Method AC Response Simulation	39
4.8	Common Mode Gain	40
4.9	Common Mode Gain Simulation Circuit	40
4.10	PSRR Response	41
4.11	PSRR Simulation Circuit	41
4.12	Input Referred Noise	42
4.13	Circuit Measuring Input Referred Noise	43
4.14	RC Feedback Circuit	43
4.15	RC Circuit Transient Response	44
5.1	Big Picture of Project Relationship	47

LIST OF ABBREVIATIONS

AA	-	Amyloid A
AC	-	Alternating Current
AL	-	Amyloid Light-chain
AgCl	-	Silver Chloride
BSIM4	-	Berkeley Short-channel Insulated Gate Field-Effect Transistor version 4
CMOS	-	Complementary Metal Oxide Semiconductor
CMRR	-	Cool Man Reuse RAM
CVD	-	Cardiovascular Disease
DC	-	Direct Current
ECG	-	Electrocardiogram
EDA	-	Electronics Design Automation
HRV	-	Heart Rate Variability
IoT	-	Internet of Things
LVS	-	Layout Versus Schematic
NMOS	-	N-channel Metal-Oxide-Semiconductor Field-Effect Transistor
PMOS	-	P-channel Metal-Oxide-Semiconductor Field-Effect Transistor
PSRR	-	Power Supply Rejection Ratio
RC	-	Resistance and Capacitance
SoC	-	System on Chip

CHAPTER 1

INTRODUCTION

This thesis presents the ECG signal amplifier design using folded cascode operational amplifier topology. This chapter discusses the overview of the knowledge of the project, problem statement, project objective, scope, and thesis organization respectively.

1.1 Introduction

Cardiovascular disease is the first disease that causes the most death in Malaysia. It is estimated that 36% of the Malaysian is died because of the heart disease [5], making Malaysia ranked at 33 in the world [6]. Having threatened by the cardiovascular disease in among the middle age to old people is very worrying especially when these people are staying alone or have no relatives staying nearby to him or her. While sudden cardiac arrest is the main cause of death due to the sudden stop-functioning of the heart [7], the case is even worst when the patient is staying alone where nobody is aware of the patient's mortality. Although cardiovascular diseases are high mortality; however, Malaysian awareness towards cardiovascular health and disease is low [8].

To reduce the risk of fatality, continuous monitoring of the electrocardiogram (ECG) signal and analyzing the heart rate variability (HRV) is desired for public community for early prevention as well as emergency treatment of serious heart diseases.

The trend and demand in the health care devices is increasing towards more portability as compared to the previous year, especially in this era where the emerging

of internet of things (IoT) is very promising in the near future. Therefore, it is important to make a system that is suitable to be used with the wearable devices and IoT.

1.2 Problem Statement

The cardiovascular disease patient needs to monitor their heart rate continuously in order to detect whether the patient has notifiable arrhythmia or the severe arrhythmia like ventricular fibrillation that causes sudden cardiac death. This monitoring is very crucial especially when the patients have heart attack and ventricular fibrillation background as the sudden cardiac death can happen anytime in the patient within 48 hours after the heart attack [9]. Early advanced life support treatment to the sudden cardiac death patient can save their life. Besides, the increasing number of cardiovascular disease patients and demand of wearable health monitoring system has brought to the demand of complete wearable ECG screening system on chip (SoC).

However, the current one lead low power ECG front end amplifiers are very prone to noisy environment such as 50 Hz powerline magnetic field interference, causing the signal is being interfered with the powerline noise [3, 10–12]. As the heart signal is a low frequency signal, flicker noise at low frequency is also very prominent in the circuit output. Large and unstable input offsets due to impedance between electrodes and skin causes the amplifier to be saturated easily. These noise and offset are not suitable to be used for wearable monitoring system implementation. [3, 11, 12].

Therefore, a redesigned, low powered, and high performance circuit device and hardware systems are required in order to realize the single-chip portable ECG monitoring system.

1.3 Objective and Scope

As the low power ECG front end amplifier problem is highly related to the noisy environment and low frequency noise, therefore the objective of this project is to design an low power, high common mode rejection ratio (CMRR), power supply rejection ratio (PSRR), and low noise one lead ECG signal amplifier by using 0.13 μm CMOS process technology.

This design will be made compatible with other in house digital system design for the wearable ECG monitoring and interpreting system.

1.4 Scope

The scope of this project is limited to only the amplifier design, while not considering other backend components such as signal filter, analog to digital converter, and digital processing system. Folded cascode amplifier will be used as the reference design for the ECG signal amplifier due to its low noise benefit. The technology node used for this project is BSIM4 0.13 μm CMOS transistor process technology. The tool being used for the circuit design will be Cadence. Figure 1.1 shows the scope of this project, which is highlighted in green colour.




Figure 1.1: Project Scope

1.5 Organization

The content of this report is organized into a total of five chapters. The first chapter consists of the background and information of this project, the problem statement, project objectives and the project scope. Chapter 2 consists of the literature review which includes the discussion of the background and the works from other researchers that are related to this project. The Chapter 3 is discussing about the

methodology that is the method, hardware, tools, software and the design algorithms that are used to develop this project. While the Chapter 4 is discussing about the project design simulated result and output. The last chapter which is Chapter 5 will be talking about the conclusion and future works that are required to further enhance the current design.

REFERENCES

1. J. G. Lau and A. bin Marzuki, "A low power low noise cmos amplifier for portable ecg monitoring application," *ARPJ Journal of Engineering and Applied Sciences*, vol. 9, no. 12, pp. 2448–2453, 2014.
2. F. Moulahcene, N.-E. Bouguechal, I. Benacer, and S. Hanfoug, "Design of cmos two-stage operational amplifier for ecg monitoring system using 90nm technology," *system*, vol. 7, pp. 13–16, 2014.
3. X. Yang, Q. Cheng, L.-f. Lin, W.-w. Huang, and C.-d. Ling, "Design of low power low noise amplifier for portable electrocardiogram recording system applications," in *Anti-Counterfeiting, Security and Identification (ASID), 2011 IEEE International Conference on*, pp. 89–92, IEEE, 2011.
4. S. KARNIK, P. K. JAIN, and D. AJNAR, "Design of cmos instrumentation amplifier for ecg monitoring system using 0.18 μm technology,"
5. "Noncommunicable diseases country profiles 2014. retrieved from world health organization," November 2015.
6. "Malaysia:coronary heart disease," *Retrieved from* www.worldlifeexpectancy.com/malaysia-coronary-heart-disease, November 2015.
7. "Heart disease and sudden cardiac death," *Retrieved from* www.webmd.com/heart-disease/guide/sudden-cardiac-death, November 2015.
8. "Heart exhibition puts disease awareness in the forefront," *Retrieved from* www.thestar.com.my/Lifestyle/Health/2014/10/02/Heart-exhibition-puts-disease-awareness-in-the-forefront, November 2015.
9. N. Singh, D. Mironov, P. W. Armstrong, A. M. Ross, A. Langer, G. E. S. Investigators, *et al.*, "Heart rate variability assessment early after acute myocardial infarction pathophysiological and prognostic correlates," *Circulation*, vol. 93, no. 7, pp. 1388–1395, 1996.
10. L. George, G. D. Gargiulo, T. Lehmann, and T. J. Hamilton, "Concept design for a 1-lead wearable/implantable ecg front-end: Power management,"

Sensors, vol. 15, no. 11, pp. 29297–29315, 2015.

11. C. Nanda, J. Mukhopadhyay, D. Mandal, and S. Chakrabarti, “A cmos instrumentation amplifier with low voltage and low noise for portable ecg monitoring systems,” in *Semiconductor Electronics, 2008. ICSE 2008. IEEE International Conference on*, pp. 54–58, IEEE, 2008.
12. H. Liu, K.-T. Tang, J.-Y. Wu, and G. Wang, “A digitally trimmable low-noise low-power analog front-end for eeg signal acquisition,” in *Biomedical and Health Informatics (BHI), 2012 IEEE-EMBS International Conference on*, pp. 208–211, IEEE, 2012.
13. B. Wedro, “What is an electrocardiogram,” January 2016.
14. I. Skaliora, M. Mavroidis, and E. Kouvelas, “Basis of cell excitability and cardiac conduction system,” in *Introduction to Translational Cardiovascular Research*, pp. 31–47, Springer, 2015.
15. S. Emma, “A brief look at ecg sensor technology,” Retrieved on 6th January 2015, from www.mdtmag.com/article/2011/08/brief-look-ecg-sensor-technology.
16. G. B. Moody and R. G. Mark, “The impact of the mit-bih arrhythmia database,” *Engineering in Medicine and Biology Magazine, IEEE*, vol. 20, no. 3, pp. 45–50, 2001.
17. A. Reyners, B. Hazenberg, W. Reitsma, and A. Smit, “Heart rate variability as a predictor of mortality in patients with aa and al amyloidosis,” *European heart journal*, vol. 23, no. 2, pp. 157–161, 2002.
18. J.-S. Wang, W.-C. Chiang, Y.-T. C. Yang, and Y.-L. Hsu, “An effective ecg arrhythmia classification algorithm,” in *Bio-Inspired Computing and Applications*, pp. 545–550, Springer, 2011.
19. C. A. Holt, *Electronic circuits: digital and analog*. John Wiley & Sons, 1978.
20. B. Razavi, *Design of analog CMOS integrated circuits*. McGraw-Hill, 2001.
21. P. A. Laplante, *Comprehensive dictionary of electrical engineering*. CRC Press, 2005.
22. A. Goel and G. Singh, “Novel high gain low noise cmos instrumentation amplifier for biomedical applications,” in *Machine Intelligence and Research Advancement (ICMIRA), 2013 International Conference on*, pp. 392–396, IEEE, 2013.
23. D. R. Holberg and P. Allen, “Cmos analog circuit design,” <http://www.cicmaa.com>, 2002.

24. Z. Kun and W. Di, "A high-performance folded cascode amplifier," *Energy Procedia*, vol. 13, pp. 4026–4029, 2011.
25. K. Tretter, "Analogue techniques for extending battery life," *ELECTRONICS WORLD*, vol. 120, no. 1940, pp. 12–13, 2014.
26. M. Z. U. Rahman, G. Karthik, S. Fathima, and A. Lay-Ekuakille, "An efficient cardiac signal enhancement using time–frequency realization of leaky adaptive noise cancelers for remote health monitoring systems," *Measurement*, vol. 46, no. 10, pp. 3815–3835, 2013.
27. G. Karthik and S. Sugumar, "High resolution cardiac signal extraction using novel adaptive noise cancelers," in *Automation, Computing, Communication, Control and Compressed Sensing (iMac4s), 2013 International Multi-Conference on*, pp. 564–568, IEEE, 2013.
28. R. M. Abdullah, *A High CMRR Instrumentation Amplifier for Biopotential Signal Acquisition*. PhD thesis, Texas A&M University, 2011.
29. A. Bharadwaj and U. Kamath, "Techniques for accurate ecg signal processing," *EE Times*, vol. 14, 2011.
30. Y. Shouli and E. Sanchez-Sinencio, "Low voltage analog circuit design techniques: A tutorial," *IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences*, vol. 83, no. 2, pp. 179–196, 2000.
31. X. Zou, X. Xu, L. Yao, and Y. Lian, "A 1-v 450-nw fully integrated programmable biomedical sensor interface chip," *Solid-State Circuits, IEEE Journal of*, vol. 44, no. 4, pp. 1067–1077, 2009.
32. H. Movahedi-Aliabad, M. Maymandi-Nejad, E. Shadkami, N. Khorashahian, and M. Mianji, "Design of an ecg signals amplifier with programmable gain and bandwidth based on a new method in pseudo-resistor circuits," 2014.
33. Y. Nemirovsky, I. Brouk, and C. G. Jakobson, "1/f noise in cmos transistors for analog applications," *Electron Devices, IEEE Transactions on*, vol. 48, no. 5, pp. 921–927, 2001.
34. R. Vaddi, S. Dasgupta, and R. Agarwal, "Device and circuit design challenges in the digital subthreshold region for ultralow-power applications," *VLSI Design*, vol. 2009, p. 1, 2009.
35. G. Duzenli, Y. Kilic, H. Kuntman, and A. Ataman, "On the design of low-frequency filters using cmos otas operating in the subthreshold region," *Microelectronics Journal*, vol. 30, no. 1, pp. 45–54, 1999.
36. K. Sanapala, K. Madhuri, and M. S. Sanju, "Exploring cmos logic families in

sub-threshold region for ultra low power applications,”

37. I. Toihria and T. Tixier, “Improved psrr and output voltage swing characteristics of folded cascode ota,” 2015.
38. Y. Tseng, Y. Ho, S. Kao, and C. Su, “A 0.09 w low power front-end biopotential amplifier for biosignal recording,” *Biomedical Circuits and Systems, IEEE Transactions on*, vol. 6, no. 5, pp. 508–516, 2012.